Bezmaksas piegāde pasūtījumiem virs 29€

  • check 10+ miljoni grāmatu
  • check Jaunumi katru dienu
  • check Vairāk nekā 1 miljons klientu mums uzticas
  • check Labas cenas un atlaides
  • check Piegāde visā Eiropā

Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Zeljko Zilic,Katarzyna Radecka

angļu valoda
2003-11-30
118,57 € 169,38 €

-30% ar kodu BOOKS

Piegādātāja noliktavā

Piegāde 17-23 darba dienu laikā

30 dienu atgriešanas politika

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. ... Pilns apraksts

Jums varētu patikt arī

Aprašymas

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. Crawford at Microprocessor Forum in October 2002 [40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

Vairāk informācijas

Autors Zeljko Zilic, Katarzyna Radecka
Izdevējs Springer US
Series Frontiers in Electronic Testing
Izlaides gads 2003
Vāka tips Cietais vāks
EAN 9781402076527
Rakstiet savu atsauksmi
Jūs vērtējat: Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Jūsu novērtējums:

Goodreads atsauksmes

118,57 € 169,38 €