Formal Equivalence Checking and Design Debugging - Shi-Yu Huang,Kwang-Ting (Tim) Cheng
-30% ar kodu BOOKS
Piegāde 17-23 darba dienu laikā
30 dienu atgriešanas politika
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential tra ... Pilns apraksts
Jums varētu patikt arī
TOP
INCOSE Systems Engineering Handbook
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
We Are Not Machines: The Fight for the Future of Work
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Practical Electronics for Inventors
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Black Holes: The Key to Understanding the Universe
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Flowers For Algernon: A Modern Literary Classic
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Human Compatible: Artificial Intelligence and the Problem of Control
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-30% ar kodu BOOKS
Piegādātāja noliktavā
TOP
Foundation Design and Construction
-30% ar kodu BOOKS
Piegādātāja noliktavā
Aprašymas
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors. From the Foreword: `With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.' Kurt Keutzer, University of California, Berkeley
Vairāk informācijas
| Autors | Shi-Yu Huang, Kwang-Ting (Tim) Cheng |
|---|---|
| Izdevējs | Springer US |
| Series | Frontiers in Electronic Testing |
| Izlaides gads | 1998 |
| Vāka tips | Cietais vāks |
| EAN | 9780792381846 |